## Notice of References Cited

Application/Control No.

10/748,285

Examiner

George D. Zalepa

Applicant(s)/Patent Under
Reexamination
JOURDAN, STEPHAN J.

Art Unit
Page 1 of 1

## U.S. PATENT DOCUMENTS

*.		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification					
*.	Α	US-6,304,962	10-2001	Nair, Ravindra K.	. 712/240					
	В	US-			·					
	С	US-								
	D	US-								
	Е	US-								
	F	US-		·						
	G	US-								
	н	US-								
	_	US-								
	J	US-		·						
	Κ	US-								
	L	US-								
	М	US-								

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т	,				

## **NON-PATENT DOCUMENTS**

*	* Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Eric Rotenberg, Steve Bennett, James E Smith, "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", 1996, IEEE, Pg. 1, 5-6				
	V	Sanjay Jeram Patel, "Trace Cache Design for Wide-Issue Superscalar Processors", 1999, University of Michigan, Pg. 74-76				
*	·	Andrew S. Tanenbaum. Structured Computer Organization, 1984. Pg. 10-11				
	×					

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.